Abstract-The capacitive-based switching converter suffers from low efficiency, except for a few conversion ratios, thus limiting its use in fine dynamic voltage and frequency scaling for the power management of digital circuits. Therefore, this paper proposes a Multiple Input Single Output Switched Capacitor Converter (MISO-CSC) to provide flatness efficiency over a large voltage gain range. First, the power efficiency calculation in MISO configuration is given, and then the best ones to optimize the number of switched capacitor structures is selected. By using two power supplies, the MISO converter produces 18 ratios instead of three in SISO (Single Input Single Output) mode. Using a CMOS 65 nm technology, the transistor-based simulations exhibit an average 15% efficiency gain over a 0.5-1.4 V output voltage range compared to the SISO-CSC.
I. INTRODUCTION
O VER (IN) the last decade, electrical portable devices such as the mobile phone have transformed from having a simple display and basic capability into complex computers. The run time of these portable devices is increasingly difficult to maintain as they become more feature-rich. Today, the relative stability of energy storage requires an efficient control of battery power. Furthermore, with the move to parallelism and heterogeneity, there is a clear need to support multiple independent supply voltages on the same digital IC [1] . However, at the present time, it is not feasible to support the number of required supplies in a tiny PCB with a large number of external power converters and their associated passive components [2] .
Power management has also been moving away from external power modules towards on-chip or in-package solutions [2] . While the inductive switching converter (ISC) is currently the most popular solution for board-level power management, previous studies have predicted that this topology is no longer suitable for on-chip power management [3] . The significant potential of the switched-capacitor converter is largely addressed in the literature for a fully-integrated supply [4] . Recent work proved that the capacitor-based converter achieves high efficiency in a small die area [5] - [7] , [9] . However, the optimal efficiency is only reached for some given conversion ratios. The converter acts as a low-efficiency linear regulator outside these ratios. Considering an ideal switch, Fig. 1 shows the theoretical efficiency achieved by the ISC and the switching capacitor converter (CSC) in a 2:1 configuration over the conversion range (defined by output to input voltage ratio ). The CSC suffers from a fundamental efficiency limit outside its own ratio (1/2 in this example). On the other hand, the ISC maintains an ideal efficiency. Conversion ratio control is done by modulating the switching frequency in the CSC, duty cycle in ISC.
A wide range of conversion ratio is needed in some applications such as the processor supply in a battery-powered application [5] , [8] . In fact, the input converter voltage largely varies depending on the battery status and power consumption of the surrounding circuits. Dynamic voltage scaling in digital circuits also requires a wide converter output voltage range. A converter producing a large ratio range is therefore required but the optimal efficiency of a CSC is rarely achieved [2] .
To address the above limitation, some papers propose reconfigurable topologies [3] , [12] or double outputs [11] to optimize efficiency for multiple conversion ratios. However, the converter still acts outside the few added ratios proposed in the literature in most applications [5] . Another solution is to design a hybrid structure using switched capacitor connected in series to a magnetic converter [15] . The authors of [16] See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. was less constrained than in a classical pure inductive converter; its integration on chip in hybrid architecture would still be challenging for some applications. This paper presents a novel topology to overcome the efficiency limitation in the pure capacitive-based converter. The authors propose powering the converter by multi-power supplies, i.e., multi-input single-output CSCs (MISO-CSCs), as shown in Fig. 2 . Despite the extra input rails, i.e., potentially leading to additional external converters, this paper quantifies the efficiency gain by using two inputs instead of one. We then propose an alternative approach to improve the efficiency in the fully-integrated power converter by moving the constraint to the less challenging external DC-DC converter. A MISO has already been proposed in [17] but concerns the ISC, not the capacitive one. A MIMO has been introduced in [18] but its use and constraints are far from the focus of this paper.
Section II introduces the additional capabilities of the multi-powered converter with series-parallel connection of multi-flying capacitors. Based on a previous study [14] , Section III describes the method to calculate power efficiency in the MISO-CSC. Section IV selects the relevant ratios to propose the simplest reconfigurable topology based on two power supplies. Based on transistor-level simulation, the authors compare the efficiency of the single-and multi-powered on-die converters to provide a larger conversion ratio range in the context of the granular power supply. Lastly, the authors discuss the global power distribution strategy using an MISO-CSC including the extra external converter to provide the additional input voltage.
II. SINGLE-AND MULTI-INPUT CSC

A. SISO Limitation to Generate Constant Efficiency
When the switching converter is powered by one power supply (SISO), the number of efficient conversion ratios is limited. Fig. 3 are 81 different configurations (9 9) with two-phase converter operation (capacitor connected to two voltages in the first phase followed by another phase connected to two other voltages). Each possibility generates a maximal efficiency at a specific conversion ratio (defined by ). The following example presents how to calculate the 1/2 ratio configuration considering ideal switches, steady-state condition, no load and constant output voltage. In this configuration, the upper terminal is connected to in and in . The lower terminal is connected to in and ground in . The input and output energies in phase provided during one period (two phases) are equal to (1) where is the flying capacitor charge during the th phase, and is the energy given or received during the th phase.
To obtain 100% efficiency, the input energy must be equal to the output energy. In this example, the conversion ratio is fixed at 1/2 (2) By using the same method for each of the 81 possible configurations, only four ratios with ideal power efficiency, , can be obtained (3) Therefore, the switching converter with one flying capacitor has only one optimal ratio in "step down" condition . Outside this ratio, the CSC acts as a linear regulator leading to low efficiency.
B. Series-Parallel Connection to Add More Ratios
To increase the number of optimal conversion ratios, previous work [5] - [7] proposes to partition the flying capacitor into multi-standard cells. Fig. 4 shows the case with two equivalent cells. Now, there are 2 81 different configurations for two phases:
• 81 with in and in (as one flying capacitor); • 81 with in and in (or inversely).
For example, the 2/3 configuration has the same flying capacitor terminal connection as the 1/2 configuration, but the equivalent capacitor value is in and in . The lower terminal is connected to in and ground in . The energy can be expressed as (4) where and is the charge of the th flying capacitor in the th phase. This configuration allows generation of a 2/3 conversion ratio without charging loss (5) Using the same method, the generated ratios of the 162 possible configurations are as follows: (6) Flying capacitor partitioning is therefore a relevant technique to increase the number of optimal ratios in "step down" condition. Now, there are three ratios {1/3; 1/2; 2/3} compared to one with one flying capacitor {1/2}. However, this is not sufficient to obtain high efficiency over a wide conversion ratio range.
The partitioning technique could be used with more than two flying capacitors. Table I summarizes the number of optimal conversions obtained with 1, 2, and 3 cells. Increasing the cell number improves the overall efficiency but the constraints on the switches increase (voltage drive, bulk connection, on/off driving). The multiple cell technique (more than two cells) could thus be difficult to implement [6] .
C. MISO Associated With Series-Parallel Connection
By adding more input power supplies, the lower and upper terminals of the flying capacitor could be connected to other voltages at each phase. Then, the number of configurations would be increased to generate optimal conversion ratios. For example, Fig. 5 shows the potential connection with N power supplies and one flying capacitor . Here, there are possibilities to connect the flying capacitor at each phase. The topology leads to configurations in two phases. This method extends the number of possibilities more than by adding one more flying capacitor. Table II summarizes the number of maximal optimal ratios in step-down configurations by using two or three power supplies. The results are extracted by following the method described in Section II-A. We observe that the number of optimal step-down ratios depends on the values of the input power supplies.
The number of optimal ratios dramatically increases with the number of input power supplies, potentially leading to more constant power efficiency over conversion ratio. Adding only one input leads to 15 more ratios. In the following section, we chose to study the dual input CSC by considering the added ratio benefit versus the extra converter needed to generate inputs.
III. POWER EFFICIENCY OF MULTI-POWERED CSC
As in the capacitor partitioning technique (Section II-C), the extra generated ratios do not have the same efficiency to transfer the energy from the inputs to the output. This section therefore introduces a general expression of power efficiency for multipowered CSCs.
Previous work [14] studied the loss mechanism in the CSC in detail. Here, the same analysis is used but is extended to N inputs.
A. Method to Model Losses in a Capacitive-Based Converter
Seeman [14] developed a method to fully determine the steady-state performance of CSCs using only three parameters:
. These correspond to the conduction loss , energy transfer loss , and bottom plate loss , respectively. From [14] , the total power loss can be expressed as (7) where is the switching loss, the total flying capacitor value, the total width of the switches, the on-state resistance density measured in , the gate capacitance density [F/m], the output current, the bottom to flying capacitor ratio, the switching frequency, and the voltage swing to drive the switch gates.
The power efficiency is given by (8) where . The efficiency could be maximized by varying the three design freedom parameters . The other parameters and only depend on silicon technology and configuration, respectively. In area-driven optimization, is maximized to obtain the highest efficiency.
The authors of [12] proved that the efficiency at high power density is directly linked to and is equal to (i.e., SSL hypothesis [14] ) (9) where is the load resistor. So, if a configuration exhibits a low and a high , its efficiency will be suitable for highly efficient conversion. Fig. 6 shows one particular configuration generated by using two input power supplies and two flying capacitors. In steadystate, the conversion ratio is given by (10) where Using Seeman's method, the three parameters can be calculated as follows: (11) (12) (13) where follows the notation presented in [14] .
B. Calculation Example for One Configuration
C. Results for All Step-Down Conversion Ratios
The Appendix gives the three parameters for all configurations which generate a step-down conversion ratio for any . The 1/2 and similar ratios are the most efficient (low , high ). The extra ratios generated by positive combination of the two inputs have parameters similar to those of the mono-powered converter. It would therefore be the best candidate to generate efficient ratios. Moreover, the input combination with a minus operator (e.g., ) achieves high (high conduction loss) potentially leading to low efficiency conversion.
IV. TWO INPUT CSC
The analysis above gives the analytical equations to calculate and optimize the power efficiency at each ratio. In this section, the optimal design parameters are given for a particular application: fully integrated DC-DC converter supplying a processor on the same die. The parameter is maximized as it is an area-driven optimization [12] .
A. Converter Specification
The converter specification is given as follows.
• Technology: CMOS 65 nm processor from STM is chosen to fully integrate the converters in standard technology.
• Die-size: 5 mm die area for the flying capacitors..
• Input/output characteristics: the input supply voltages are set to 1.8 V and . The input power supplies are generated by external power supplies. We consider that . The dead time effect is also included in the simulation results. A 10 interleave structure [12] is also used to decrease the output ripple.
• Capacitor integration: the polysilicon and metal capacitors are stacked to achieve the highest capacitance density (15 ) in the considered technological node. The MIM option is not used. The value is 66 nF and the bottom plate capacitor ratio is equal to 2%.
B. The Optimal Second Power Supply Value
The number of extra ratios generated by adding a second input varies with the ratio. Fig. 7 shows the ratio number in step-down for each ( and 1 excluded). For example, there are potentially 18 different ratios at leading to more constant efficiency over the conversion ratio . The Seeman method is used to find the couple for maximizing the power efficiency at each ratio and each in area-driven optimization. Then, transistor-level simulations are done to refine these optimal points. Fig. 8 shows the minimal and average efficiency gain (compared to one input) over 0.5 to 1.4 V output voltage range when the second input varies. The value has to be carefully chosen to maximize the MISO gain. Although the 0.6 value does not maximize the total ratio number (Fig. 7) , it maximizes the minimal and average efficiencies over the output range. The efficiency is increased by about 10% in the range of 0.4 to 0.8 compared to SISO (equivalent to in Fig. 8 ).
C. Selecting the Most Efficient Configurations
The previous results led us to select the value of the second supply to achieve the best efficiency. The model presented above can also help to select the relevant configuration at a fixed . Fig. 9 shows the efficiency V. the output voltage generated by . As we have already partially highlighted in the Appendix, some configurations, e.g., , achieve a low efficiency even at their optimal conversion ratio. In addition, some extra ratios generated by the second inputs still do not help to keep the efficiency more constant compared to the single-powered converter. In fact, most of the 14 configurations are not efficient. Only the most efficient configurations are selected (the dashed line in Fig. 9 ) to optimize the number of added switches in the proposed MISO implementation (six ratios). The red squares represent the peak efficiency given by SISO at the {1/3;1/2;2/3} ratios. The 100% efficiency peak at 1.08 V on the dashed line is a 1:1 ratio obtained by the second input (0.6 1.8 V).
D. MISO Converter Transistor-Level Design
As the configuration number increases compared to SISO, the switching cell structure is more complicated in MISO. Fig. 10 highlights the extra switches required (in gray) compared to SISO (in black). The switches are P-or N-type MOSFETs to obtain the best on-state driving. Therefore, the gate-drain over-voltage is maximized in order to minimize on-state resistance . In this structure, 1.8 V voltage rating transistors are used allowing 0/1.8 V gate voltage swing. The 18 drivers powered by the 1.8 V input voltage provide signal to drive the switch gates. The ratio select bloc has 3 digital inputs to select one of the six possible ratios. The switches connected to are both types and connected in parallel due to the high output voltage dynamic (from 0.5 to 1.4 V). When value is below , P-type transistors for S2/4/7/9 are chosen. Even if both transistor types are not used at the same time, these four inactive switches do not decrease the overall power efficiency. The switch activation for the selected configurations in Section IV-C is given in Table III to generate the five more-efficient ratios . 
E. MISO Design in CMOS 65 nm Technology
The proposed MISO architecture has been designed and simulated at transistor-level using a CMOS 65 nm design-kit and Eldo simulator. We consider that the second external converter has the same efficiency as the primary one which provides all power to the SISO converter, and that the efficiencies of the external converters do not act for the SISO and MISO comparison. Table IV summarizes the design freedom parameters chosen to maximize the power efficiency over the wide output voltage range (0.5 to 1.4 V) at each ratio selected previously. The peak efficiency is given at the optimal output voltage . is the output power delivered by CSC at . The total width of the switches W depends on the ratio as the output power is a function of the voltage (defined in Section IV-A). These values are found using equations (7) and (8) . Some transient simulations at transistor-level are also performed to refine the optimal point . The width for each switch is detailed in the last column of Table III . The length of the switches is equal to the minimal value of the technology (here 0.25 for 2.5 V rating transistor) for minimizing product. Then, each is divided into three sizes to modulate the on-state resistance. This variable switch width technique maximizes the efficiency at each ratio. The total switch area is equal to 0.8 mm . . Transistor-based simulation in CMOS 65 nm technology. Fig. 11 gives the efficiency curve against conversion ratio to compare the SISO and MISO converters. By using multiple configurations, the converter maintains a more constant efficiency for any conversion ratio. These results prove the capability of MISO CSCs to provide a more constant efficiency over a large range of conversion ratio. The minimal and average efficiencies of MISO are increased by 15% and 12%, respectively, over the 0.5-1.4 V output voltage range compared to the SISO under the same constraint. Therefore, the proposed structure could help to achieve efficient dynamic voltage and frequency scaling (DVFS) in a multi-core processor.
V. MISO CONVERTER IN A POWER TREE
This paper highlights the benefits of using MISO in terms of efficiency for on-die granular power distribution such as multi-core processor application. However, the proposed MISO topology introduces a second power converter to generate . There are two key challenges because of this extra converter: first, the additional PCB surface and second, the overall efficiency by taking into account the two-step conversion chain.
For the extra PCB area, we point out that sometimes this extra converter is already present on the board to supply other functions and so could be mutualized. If this case, the ratio is determined by the board-level constraint. It has a negligible effect on the MISO-CSC efficiency as shown in Fig. 8 .
Concerning the overall efficiency, we have assumed that the extra converter efficiency is similar to the first one used for SISO-CSC. Most of the time, the external (inductive) converter (ISC in Fig. 12 ) has a relatively high efficiency (greater than 90%). Under these assumptions, the global efficiency is not reduced by MISO-CSC compared to SISO topology. Fig. 12 gives the typical power distribution architecture using MISO topology. The ISC could be used on the PCB board to achieve high efficiency and provide both input voltages to the MISO-CSC. The MISO-CSC provides a more efficient and constant individual power supply to the n processor cores for fine DFVS. To minimize the cost of the extra area for the MISO solution, the two external converters could be merged into one SIMO ISC to only use one inductor.
VI. CONCLUSION
This paper proposes a novel switched capacitor converter structure called MISO-CSC to achieve a more constant efficiency over a large conversion ratio. The number of optimal ratios where the converter is most efficient is increased by using multiple inputs. For two inputs, the MISO converter generates 18 ratios instead of three in SISO mode. The efficiency analysis led us to select only seven efficient ratios and the optimal value of the second power supply . The MISO converter was then designed at transistor level and compared to SISO topology to supply a multi-core processor in CMOS 65 nm. The minimal and average efficiencies were increased over the 0.5-1.4 V output voltage range by 15% and 12%, respectively, compared to the SISO under the same constraint.
The proposed structure does not exhibit switching loss or require more silicon area but potentially needs an extra converter to generate the second input voltage. In the on-die power supply multi-core processor, the MISO topology could be used to efficiently refine the DVFS with no extra cost if two power rails are available on the PCB board. APPENDIX See Table V.   TABLE V  COEFFICIENTS TO CALCULATE EFFICIENCY FOR ALL STEP-DOWN  CONFIGURATIONS 
